Abstract-Gate-all-around (GAA) silicon nanowires enable an unprecedented electrostatic control on the semiconductor channel that can push device performance with continuous scaling. In modern electronic circuits, the control of the threshold voltage is essential for improving circuit performance and reducing static power consumption. Here, we propose a silicon nanowire transistor with three independent GAA electrodes, demonstrating, within a unique device, a dynamic configurability in terms of both polarity and threshold voltage (V T ). This silicon nanowire transistor is fabricated using a vertically stacked structure with a top-down approach. Unlike conventional threshold voltage modulation techniques, the threshold control of this device is achieved by adapting the control scheme of the potential barriers at the source and drain interfaces and in the channel. Compared to conventional dual-threshold techniques, the proposed device does not tradeoff the leakage reduction at the detriment of the ON-state current, but only through a later turn-ON coming from a higher V T . This property offers leakage control at a reduction of loss in performance. The measured characteristic demonstrates a threshold voltage difference of ∼0.5 V between low-V T and high-V T configurations, while high-V T configuration reduces the leakage current by two orders of magnitude as compared to low-V T configuration.
I. INTRODUCTION

S
ILICON devices based on nanowire structures have already shown broad applications in electronics [1] , [2] , optoelectronics [3] , [4] , and biochemical sensing [5] , [6] . While the device dimensions have been reduced down to the nanometer scale, silicon nanowires enable the ultimate electrostatic control of the semiconductor channel and lead to great opportunities for conceiving electronic devices. Moreover, semiconducting materials with metallic source and drain contacts provide both electron and hole transport in the same device. This property can be exploited in dopant-free transistors, whose polarity can be reconfigured by electrostatically controlling the source and drain Schottky barriers [7] - [14] . Within the family of polarity-controllable devices, double-gate [12] and twoindependent-gate structures [13] , [14] are promising solutions because of the independent polarity control of each device.
In modern system-on-chips, the threshold voltage and device leakage are key parameters to achieve high performance (HP), while maximizing the energy efficiency. However, threshold voltage and leakage tuning are usually performed by adapting the process parameters during fabrication [15] - [17] , thus largely impacting the versatility of circuits based on polaritycontrollable devices. Moreover, in these technologies, the leakage reduction is achieved by a V T increase that results in a delayed turn-ON during switching operation. In the meantime, the ON-state current is also reduced unavoidably. Both of these aspects lead to a significant performance cost.
In this paper, we propose a silicon nanowire field-effect transistor (SiNWFET) with three independent gates. Nickel silicide is chosen as the source/drain contacts. By independently modulating the Schottky barriers at the source and drain regions, as well as the barrier induced in the channel, the proposed device is configurable both in terms of polarity and threshold voltage. The device demonstrates a ∼0.5 V reduction of V T in low-V T configuration, which helps to improve circuit speed. Rather than sacrificing the ON-state current, the high-V T configuration reduces leakage current by two orders of magnitude with respect to low-V T configuration through suppressing injection of carriers at both Schottky barriers. Thus, the leakage reduction can be performed with a reduced impact on performance because the ON-state current is not degraded in high-V T configuration. Such a property is not achievable with conventional multi-V T techniques [15] - [17] . It results in a finer tradeoff between performance and standby power consumption, and helps to meet both constraints in circuit design more easily.
The remaining parts of this paper are organized as follows. In Section II, we introduce the structure and fabrication process of the three-independent-gate SiNWFET. In Section III, we present the operation of the device and electrical characterization. The basic device physics of the dual-V T characteristics is discussed in Section IV followed by a discussion of circuit design opportunities in Section V. The conclusions are drawn in Section VI. 
II. DEVICE OVERVIEW AND FABRICATION PROCESS
The conceptual sketch of the SiNWFET with three independent gates is shown in Fig. 1(a) . Four vertically stacked nanowires are confined within the source, and drain pillars. They are surrounded by three-independent-gate structures, named polarity gate (PG) at source (PG S ), control gate (CG) and PG at drain (PG D ). Nickel silicide is used as source/drain material to form Schottky junctions with the silicon channel. In this structure, PG S and PG D modulate the Schottky junctions at the source and drain contacts, whereas CG controls the current flow through the silicon nanowire channel.
For the fabrication of the SiNWFET, a lightly p-type doped (∼10 15 /cm −3 ) silicon-on-insulator substrate with a 340-nm-thick silicon device layer is used. First, the nanowires are defined using electron-beam lithography. The length and diameter of the defined nanowires are 350 and 50 nm, respectively. Then, four vertically stacked nanowires are formed in a top-down fashion, using a single deep reactive ion etching process step [12] , [18] [see Fig. 1(b) ]. The typical vertical spacing between the nanowires is 40 nm. Following a 15-nm SiO 2 gate dielectric formation, two gateall-around (GAA) structures with a length of 120 nm are patterned in polycrystalline silicon to form PG S and PG D . Then, a second 15-nm gate oxidation is performed and polycrystalline silicon CG is patterned in a self-aligned way. Fig. 1(c) shows the cross-sectional scanning electron microscopy (SEM) image of the silicon nanowire stack and gates. Considering the silicon consumed during oxidation, the resulting nanowires are ∼30 nm in diameter. In the current fabrication setup, the thick gate oxide is used to maximize the fabrication yield within an academic clean room facility by guaranteeing the correct connectivity and reduce the risk of gate leakage. Nevertheless, no physical constraints limit gate oxide scaling in this device with state-of-the-art high-κ dielectric stacks directly implementable in the fabrication process. After the formation of the gates, silicon nitride spacers are used to isolate the structures. A 20-nm nickel layer is subsequently deposited with sputtering instead of evaporation used in [12] to perform an in situ cleaning and increase the layer uniformity. Then, the nickel layer is annealed to form nickel silicide on source and drain pillars. The silicidation step creates Schottky junctions with the silicon channel. The nickel silicide is also formed on the polycrystalline silicon gates at the same time to reduce the resistance of the gate contacts. By controlling the annealing temperature and duration, Ni 1 Si 1 is selected among different phase of nickel silicide. The Ni 1 Si 1 phase is preferred because of its near midgap workfunction (∼4.8 eV) and low resistivity [19] , [20] . Fig. 1(d) shows the SEM image of the final structure. Note that the device may be more aggressively scaled without any fundamental limitations coming from the device physics. In particular, the GAA channel geometry is best suited for strong suppression of short-channel effects. In addition, the absence of abrupt doping profiles in the channel relaxes constraints on doping levels down to the current nanoscale technology nodes (22 nm and beyond).
III. OPERATION AND ELECTRICAL CHARACTERIZATION
Next, we explain the operation of the three-independentgate SiNWFET. In this device, V PGS and V PGD independently modulate the thickness of the corresponding Schottky barrier. The desired type of carriers is selected to tunnel into the channel through the thin Schottky barrier, and the other type of carriers is blocked by the thick Schottky barriers. The electrostatic polarization is thereby achieved. V CG induces a potential barrier in the inner region of the channel to control the selected carriers flow through the channel. Following the working principle, the transfer characteristics of the fabricated device are measured and shown in Fig. 2 . Both n-type and p-type behaviors with different threshold voltages (low-V T and high-V T ) are observed in the same device.
In all demonstrated characteristics in Fig. 2 , the applied voltages at source and drain are set to 0 and 2 V, respectively. According to the measured characteristics, we summarize the operation states of the device under different bias conditions in Fig. 3(a) . For the sake of clarity, logic values 0 and 1 are used to show the operation of the device. The ON-states of the device are defined as the states when: Fig. 2(a) ] is observed when V PGS and V PGD are set to 0 V. Thus, electrons are blocked at source, and band bending at drain leads to a reduction of the width of the Schottky barrier, i.e., thin Schottky barrier, which enables holes to tunnel from drain into the channel. The CG modulates the barrier in the channel, thereby turning the device ON or OFF as in conventional MOSFETs [21] - [23] . While in the ON-state, the Schottky barrier is thin enough and has a limited impact on the device operation. When V CG is set to 0 V, the barrier for holes along the CG is suppressed. Holes flow through the device easily [curve (1) in Fig. 3(b) ]. While setting V CG to 2 V, the potential barrier induced by the CG cuts the current flow and turns the device OFF [curve (2) in Fig. 3(b) ]. In contrast, high-V T (HVT) p-FET configuration [HVT curves in Fig. 2(a) ] is obtained when V PGS and V CG are set to 0 V to block the electrons tunneling from source. PG D modulates the Schottky junction at drain and thereby controls the hole tunneling. By setting V PGD to 0 V, holes can tunnel through the thin barrier and flow through the channel [curve (1) in Fig. 3(c) ]. Because this condition is exactly the same as in low-V T p-FET configuration [state (1) in Fig. 3(a) ], the ON-state currents of both high-V T and low-V T modes are exactly the same value, regardless of the supply voltage. Although a lower V T , i.e., earlier turn-ON, is helpful for improving the circuit speed, the high-V T mode with the same ON-state current will not significantly degrade the circuit performance. This property of the proposed SiNWFET is not achievable in conventional multi-V T techniques and represents one of the key advantages of our approach. For the OFF-state, V PGD is set to 2 V. The opposite band bending at the Schottky contacts prevents both electron and hole injection into the channel [curve (3) in Fig. 3(c) ] and also ensures the whole channel to be unpopulated [13] . This OFF-state current suppression is thereby more effective than in the low-V T configuration, where holes are induced in the PG D -controlled region. Therefore, the OFF-state current is reduced by two orders of magnitude as compared to low-V T configuration, and reaches a leakage floor of 10.5 pA/μm (315 fA) normalized to the nanowire diameter.
Similarly, low-V T n-FET configuration [LVT curves in Fig. 2(b) ] is reached when V PGS and V PGD are set to 3 V. The Schottky barrier at drain blocks holes. At the same time, the Schottky barrier at source is thin enough for electrons tunneling due to a band bending induced by PG S . CG controls the current flow [ Fig. 3(d) ] as in the low-V T p-FET configuration. High-V T n-FET configuration [HVT curves in Fig. 2(b) ] is reached for V PGD and V CG fixed to 3 V that blocks holes tunneling from drain. PG S controls the Schottky junction at source and consequently turns the device ON or OFF [ Fig. 3(e) ]. In the same principle as p-FET configurations, the ON-state currents of low-V T and high-V T n-FET configurations are the same since they share the same ON-state [state (4) in Fig. 3(a) ], and the leakage current is also suppressed in high-V T configurations.
To summarize the performance of the fabricated device, the ON-state currents of p-FET and n-FET configurations are 177 nA (5.9 μA/μm) and 310 nA (10.3 μA/μm), respectively, which are comparable to recent works on polarity-controllable devices [12] , [14] . Extracted at 1-nA drain current [24] , the threshold difference in p-FET configurations and in n-FET configurations are 0.48 and 0.86 V, respectively. The OFF-state currents of high-V T p-FET and n-FET configurations reach 315 fA (10.5 pA/μm) and 1 pA (33.3 pA/μm) compared to 30 pA (1 nA/μm) and 4.6 pA (153.3 pA/μm) in low-V T configurations. Thus, the total I ON /I OFF ratio for the high-V T p-FET and n-FET configurations are 6 × 10 5 and 3 × 10 5 , respectively. Currently, limited by the thick oxide used in fabrication process, low-V T configurations demonstrate subthreshold slopes of 155 mV/decade (p-FET) and 217 mV/decade (n-FET). However, the performance of the device can be further improved by optimizing the fabrication steps to enhance the electrostatic control, such as reducing the gate oxide thickness.
Regarding scaling issues, high-κ gate dielectric materials and metal gates, together with channel strain techniques can be directly applied to the presented structure. We do not foresee fundamental limitations to size downscaling in terms of drain-induced barrier lowering effect and power consumption compared with conventional MOSFET. Moreover, the proposed device concept may be applied to other materials (e.g., carbon nanotube, graphene, and MoS 2 [8] - [10] ), giving the opportunities for continuous scaling down.
IV. PHYSICAL UNDERSTANDING
After showing n-type and p-type operations in both high-V T and low-V T configurations, we will discuss the reason of this dual-V T characteristic.
Let us take the n-FET configurations for example. Band bending induced by a positive voltage on PG S reduces the thickness of the source Schottky barrier and enhances the tunneling of electrons through the source barrier. This leads to a reduction of the effective barrier height [21] . In low-V T configuration [ Fig. 3(d) ], the effective Schottky barriers at the source are fully suppressed by sufficiently positive voltage configured on PG S . V CG is swept to tune the conduction of the device. Therefore, the current transport is dominated by thermionic emission of electrons over a potential barrier induced by CG [25] , particularly
where A is the junction area, A * is the effective Richardson constant, T is the temperature, q is the elementary charge, k B is the Boltzmann constant, and φ B is the effective barrier height. This barrier height is determined by the electrostatic potential in the CG-controlled region. If we assume that there is no induced charge in the channel under subthreshold operation, the applied voltage on CG directly translates into a reduction of φ B . Therefore
In contrast, in high-V T configuration [ Fig. 3(e) ], a sufficiently positive voltage is applied to CG and PG D to make sure there is no barrier inside the silicon channel. The current is therefore determined by an effective Schottky barrier height at source. A positive voltage on PG S reduces the thickness of the Schottky barrier at source, and the consequent enhancement of tunneling by V PGS leads to a reduction of φ B . Thus
where the coefficient λ represents the dependence of the effective barrier height on V PGS . Since the tunneling probability is smaller than 1, λ is also smaller than 1 [21] - [23] . Due to the lower efficiency of tuning the effective barrier height by PG S than CG, a higher V PGS than V CG is needed to turn ON the device. That results in a higher threshold voltage in this configuration.
Through the above analysis, we can also explain the saturation trend of the drain current with a large positive V CG in low-V T n-FET configuration [V CG from 2 to 3 V in Fig. 2(b) ]. First, when the applied voltage on CG goes above the threshold voltage, electrons are induced in the channel, and the electrostatic potential in the channel gradually saturates [26] , [27] . More importantly, when the bended conduction band edge is lower than the Fermi level in the source, the current starts to be dominated by the source injection and cannot be further modulated by CG. Therefore, the current saturates at a large positive V CG .
The above analysis is also applicable for p-FET configurations. Tuning the effective barrier height for holes by PG D is less efficient than tuning it by CG. Thus, higher voltage on PG D is required to turn ON the device in high-V T p-FET configuration. Similar to the n-FET configuration, the current also saturates in low-V T p-FET configuration [V CG from 0 to 0.7 V in Fig. 2(a) ]. To further prove the dual-V T characteristics of the proposed transistor and analysis above, and also predict further performance improvement by technological innovations, we simulated a single three-independent-gate SiNWFET using finite-element method with Sentaurus Device [28] . The simulation employs drift-diffusion transport in the silicon channel, whereas thermionic emission and quantum mechanical tunneling with Wentzel-Kramers-Brillouin approximation are used at the junctions. The simulated SiNWFET has the same structure than the fabricated one except that an optimized 2-nm gate oxide and a fine-adjusted Schottky barrier height (0.35 eV for electrons and 0.75 eV for holes) are used. Fig. 4 shows the simulation results. By optimizing the gate oxide, the performance of the device reaches levels of regular advanced MOSFETs. Fine-adjusted Schottky barrier height also gives symmetric n-type and p-type characteristics, which is important to achieve energy-efficient circuits with balanced delay [14] . The simulated device reproduces all the key properties demonstrated in the measured characteristics, including the shared ON-state current but different threshold voltages in dual-V T configurations, as well as the saturation trend of the ON-state current in low-V T configurations.
According to the previous analysis, the V T difference is determined by the efficiency of tuning effective barrier height, i.e., λ in (3). Therefore, we simulated a series of devices with different parameters related to this efficiency, including the oxide thickness (Tox), radius of nanowire (Rnw), tunneling effective mass (m h *), and Schottky barrier height (SBH h ). The V T difference of p-FET configurations of different devices is plotted in Fig. 5 . The reduction of Tox and Rnw enhances the electrostatic control of the gate, thus resulting in a thinner Schottky barrier at a given gate voltage in high-V T configurations. Tunneling current is thereby improved and reduces the effective barrier height further [21] , implying a larger λ and decreased V T difference. A smaller effective mass also results in a larger tunneling probability and V T difference is consequently reduced. The V T difference is also proportional to the Schottky barrier height. Other than the previous three parameters, a reduction of Schottky barrier height for holes leads to an increase of Schottky barrier height for electrons. Thus, tuning of Schottky barrier height can achieve a tradeoff between V T differences in n-type configurations and p-type configurations. 
V. CIRCUIT DESIGN OPPORTUNITIES
Recently, design with polarity-controllable devices has been widely investigated. For a complete review on design opportunities compared to CMOS, we refer the interested reader to [29] and [30] . In this section, we show the interest of the dual-V T device from the perspective of circuit applications.
With the dual-V T characteristic, circuits can achieve either HP or low leakage (LL) by changing the wiring scheme on the devices. For example, Fig. 6(a) illustrates two inverters for HP and LL applications. According to Fig. 3(a) , the HP inverter is obtained by assigning the input signal to the control gates of the two devices, whereas LL inverter is obtained by connecting the input to corresponding polarity gates. Fig. 6(b) gives the transient simulation results of the two inverters. This evaluation takes into account the parasitics, such as the impact of gate capacitances. Because of a low-V T , the HP inverter demonstrates a 0.8-ns propagation delay as compared to 1.4 ns of LL inverter. In contrast, the LL inverter consumes a leakage power of 8.5 × 10 −14 W as compared to 2.8 × 10 −13 W of HP inverter. Therefore, by applying this strategy, dual-V T design is achievable with a single fabrication process for the SiNWFETs. This property increases the configurability of the circuits while reducing the process complexity compared to dual-V T technologies for conventional CMOS.
In addition to dual-V T design of conventional logic circuits, the three-independent-gate SiNWFETs also provide opportunities to implement circuits in a novel and compact form. From the operation states listed in Fig. 3(a) , we found that by setting PG S to logic 0, the device is ON only when PG D and CG are both 0. In this way, we obtain two series p-FETs through inputs from PG D and CG [ Fig. 7(a) ]. Alternatively, we obtain two series n-FETs on PG S and CG by setting PG D to logic 1 [ Fig. 7(b) ]. Along with the characteristic of electrostatic polarization, more logic functions can be implemented in a compact form [31] , showing the potential applications of the three-independent-gate SiNWFET. Fig. 7(c) shows a minority gate consisting of three devices, excluding the inverter for C. When C is logic 0, the transistors T1 and T2 are programmed as p-type and T3 is programmed as n-type. Thus, the minority gate reduces to a NAND gate. While C is logic 1, it becomes a NOR gate. Fig. 7(d) shows the transient simulation results, validating the functionality in different input conditions. Moreover, the two series FETs in Fig. 7(a) and (b) show different threshold voltages, so that we can optimize both the delay and leakage power consumption at device level.
To further demonstrate the potential of the proposed technology, benchmarking of configurable dual-V T circuits was presented in [32] .
As a future perspective, we can extend the device structure to multiple independent gates. According to the working principle of the device, if we add more gates between the polarity gates PG S and PG D , these additional gates only modulate the potential barriers in their controlled regions. Any of these barriers will prevent current flowing through the channel. Therefore, these gates all operate as the CG in the threeindependent-gate device. By applying this strategy within the limit of series silicon resistance, we can obtain multiple series transistors in a single nanowire with a single source/drain contact, which can be used to build dense nanowire circuits [33] . Compared to MOSFETs with doped source/drain and other polarity-controllable devices, the multiple-input nanowire transistor significantly reduces the average number of S/D contacts for each input. It is thus expected to reduce the area cost of circuits [34] , [35] . In addition, as there is no internal node between successive equivalent resistors in the nanowire, an improvement of the circuit performance is expected.
VI. CONCLUSION
We have introduced and demonstrated a silicon nanowire transistor with three independent gates. The uniqueness of the proposed device lays in the high degree of configurability reachable by a unique device. By biasing separately the three independent gates, this device is configured as n-type or p-type transistor in either high-V T or low-V T mode. The threshold voltage tuning of this device is achieved by independently modulating the carrier transport at source/drain interface and in the channel. By fully suppressing the Schottky barriers and controlling the potential barrier in the channel, low-V T configuration with earlier turn-ON, is helpful for improving the circuit speed. In contrast, by efficiently controlling the Schottky barriers at both source and drain, high-V T configuration achieves a suppression of leakage current by two orders of magnitude without sacrificing the ON 
